Skip to content

Commit

Permalink
Initial commit
Browse files Browse the repository at this point in the history
  • Loading branch information
@Paebbels
Paebbels authored Sep 20, 2021
0 parents commit 59719f0
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
# pySystemVerilogModel
An abstract language model of SystemVerilog (incl. verilog) written in Python.

0 comments on commit 59719f0

Please sign in to comment.