-
Notifications
You must be signed in to change notification settings - Fork 27
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
vtr-libs #275
base: master
Are you sure you want to change the base?
vtr-libs #275
Conversation
run: | ||
- tbb <2021.0.0a0 | ||
|
||
#test: |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
curious why we disable the tests?
@@ -0,0 +1,49 @@ | |||
# Use `conda-build-prepare` before building for a better version string. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
shouldn't this go alongside the other vtr
packages in https://github.com/hdl/conda-eda/tree/master/pnr?
@@ -0,0 +1,29 @@ | |||
#!/bin/bash |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
this looks very similar to https://github.com/hdl/conda-eda/blob/master/pnr/vtr-gui/build.sh, I noticed https://github.com/hdl/conda-eda/tree/master/pnr/vtr does a symlink to the vtr-gui package, maybe something similar could be done here?
patches: | ||
- osx.patch [osx] | ||
|
||
build: |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I wonder if we could leverage conda outputs, to have a single build for vtr that ends up in multiple conda packages.
Maybe @ajelinski could advise on the best way to consolidate this?
home: http://verilogtorouting.org/ | ||
license: MIT | ||
license_file: LICENSE.md | ||
summary: 'The Verilog-to-Routing (VTR) project is a world-wide collaborative effort to provide a open-source framework for conducting FPGA architecture and CAD research and development. The VTR design flow takes as input a Verilog description of a digital circuit, and a description of the target FPGA architecture.' |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
maybe we should expand in https://docs.conda.io/projects/conda-build/en/latest/resources/define-metadata.html#about-section about the differences with the other vtr packages?
A lightweight package of important vtr binaries with their header files.