Skip to content
View widlarizer's full-sized avatar
💭
Distracted
💭
Distracted

Block or report widlarizer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscv-benchmark-automation riscv-benchmark-automation Public

    Collection of benchmarks to run for the RISC-V architecture on Spike, with a TUI made with curses.

    C 1

  2. nmigen-gateware nmigen-gateware Public

    Forked from apertus-open-source-cinema/naps

    An experiment for building gateware for the axiom micro / beta using nmigen and yosys

    Python

  3. qtrvsim qtrvsim Public

    Forked from cvut/qtrvsim

    RISC-V CPU simulator for education purposes

    C++

  4. microzig microzig Public

    Forked from ZigEmbeddedGroup/microzig

    Unified abstraction layer and HAL for several microcontrollers

    Zig

  5. embeddedappsec embeddedappsec Public

    Forked from scriptingxss/embeddedappsec

    Embedded AppSec Best Practices

  6. yosys yosys Public

    Forked from YosysHQ/yosys

    Yosys Open SYnthesis Suite

    C++