Skip to content

Issues: aktos-io/aecad

Properly order items by physical layer
#9 opened Nov 22, 2018 by ceremcem
Open 2
Add ground pour and multilayer support
#109 opened Nov 3, 2023 by ceremcem
Open
Support Visual Schematics
#3 opened Dec 22, 2017 by ceremcem
Open 1
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

57 Open 35 Closed
57 Open 35 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Add ground pour and multilayer support enhancement PCB
#109 opened Nov 3, 2023 by ceremcem
3 of 7 tasks
@ceremcem
netlist: cables: Must throw an error if connected via traces DRC Design Rule Checking enhancement
#108 opened Jul 19, 2023 by ceremcem
Rotated traces may trigger false "short circuit" errors bug
#107 opened Oct 14, 2022 by ceremcem
Display iface alias of a component pad if it belongs to a subcircuit enhancement
#102 opened Sep 26, 2022 by ceremcem
Support exchanging a BOM part enhancement
#100 opened Sep 23, 2022 by ceremcem
Component upgrade throws a false "false unused pins" error (non blocker issue) bug
#98 opened Sep 8, 2022 by ceremcem
SVG export contains lots of empty <g> attributes bug
#96 opened Sep 7, 2022 by ceremcem
.netlist syntax should support declaring "connection name"s in value field enhancement
#93 opened Aug 26, 2022 by ceremcem
Add a "Show declared circuits and footprints" button enhancement
#92 opened Aug 26, 2022 by ceremcem
Support custom fields for "Quick Labels" enhancement
#91 opened Aug 26, 2022 by ceremcem
3D PCB model generation DRC Design Rule Checking enhancement
#88 opened Oct 8, 2021 by ceremcem
.cables feature is dangerous enhancement
#87 opened Sep 30, 2021 by ceremcem
Netid should be cleaned when that net is removed from the netlist bug
#86 opened Sep 30, 2021 by ceremcem
Allow manual upgrades enhancement has-workaround
#84 opened Sep 29, 2021 by ceremcem
Circuit definitions must support external circuits as "modules" enhancement
#83 opened Sep 28, 2021 by ceremcem
1
Components must be upgraded when their quick label is modified enhancement
#81 opened Sep 24, 2021 by ceremcem
Provide a better way to override allow-duplicate-labels enhancement
#78 opened Sep 17, 2021 by ceremcem
Components should report a custom string in BOM query enhancement Schema
#77 opened Apr 15, 2021 by ceremcem
dynamic.ls Runtime errors are swallowed bug
#76 opened Apr 13, 2021 by ceremcem
Generate cable pinouts enhancement
#75 opened Apr 1, 2021 by ceremcem
Conn class should support custom lables through value enhancement Schema
#74 opened Apr 1, 2021 by ceremcem
Editor should support code folding enhancement
#72 opened Mar 18, 2021 by ceremcem
Support wildcard characters in iface declaration enhancement
#71 opened Mar 18, 2021 by ceremcem
Generate Assembly.BOM enhancement
#69 opened Mar 18, 2021 by ceremcem
Do not allow empty interfaces (iface) unless explicitly omitted enhancement has fix needs test
#67 opened Mar 16, 2021 by ceremcem
1
ProTip! Follow long discussions with comments:>50.