Skip to content

Actions: apparentlymart/unicorn

Actions

Build UC2

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
build-uc2.yml
23 workflow runs
23 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

riscv: Expose privilege level as pseudo-register PRIV Build UC2 #23: Commit 90bdb39 pushed by apparentlymart
November 11, 2024 00:26 16m 37s f-riscv-priv-reg
f-riscv-priv-reg
November 11, 2024 00:26 16m 37s
wip fixing portability problems Build UC2 #22: Commit ed0d87c pushed by apparentlymart
November 11, 2024 00:13 15m 53s f-riscv-priv-reg
f-riscv-priv-reg
November 11, 2024 00:13 15m 53s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #21: Commit 8aa4162 pushed by apparentlymart
September 30, 2024 00:33 11m 57s matkins-unmerged-prs
matkins-unmerged-prs
September 30, 2024 00:33 11m 57s
riscv: Invalid 32-bit instruction should not decrement pc Build UC2 #20: Commit 02c9ead pushed by apparentlymart
September 9, 2024 23:08 9m 1s matkins-unmerged-prs
matkins-unmerged-prs
September 9, 2024 23:08 9m 1s
target/riscv: fix wfi exception behavior Build UC2 #19: Commit 3689586 pushed by apparentlymart
September 3, 2024 21:05 12m 35s matkins-unmerged-prs
matkins-unmerged-prs
September 3, 2024 21:05 12m 35s
target/riscv: fix wfi exception behavior Build UC2 #18: Commit 58f1a61 pushed by apparentlymart
September 3, 2024 20:45 16m 21s f-qemu-backport-wfi-umode
f-qemu-backport-wfi-umode
September 3, 2024 20:45 16m 21s
riscv: Invalid 32-bit instruction should not decrement pc Build UC2 #17: Commit 9b75f8c pushed by apparentlymart
August 28, 2024 22:28 9m 9s matkins-unmerged-prs
matkins-unmerged-prs
August 28, 2024 22:28 9m 9s
riscv: Invalid 32-bit instruction should not decrement pc Build UC2 #16: Commit ac1b374 pushed by apparentlymart
August 28, 2024 21:06 15m 4s b-riscv-invalidinsn-pcadj
b-riscv-invalidinsn-pcadj
August 28, 2024 21:06 15m 4s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #15: Commit b389239 pushed by apparentlymart
August 27, 2024 15:45 10m 53s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:45 10m 53s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #14: Commit e5a0a35 pushed by apparentlymart
August 27, 2024 15:38 12m 17s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:38 12m 17s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #13: Commit a7cf173 pushed by apparentlymart
August 27, 2024 15:35 11m 52s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:35 11m 52s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #12: Commit 50f1f15 pushed by apparentlymart
August 27, 2024 15:34 9m 39s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:34 9m 39s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #11: Commit eee98f0 pushed by apparentlymart
August 27, 2024 15:24 9m 14s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:24 9m 14s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #10: Commit 6025238 pushed by apparentlymart
August 27, 2024 15:19 8m 57s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:19 8m 57s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #9: Commit f30c808 pushed by apparentlymart
August 27, 2024 15:16 9m 23s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 15:16 9m 23s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #8: Commit 33ecfe5 pushed by apparentlymart
August 27, 2024 14:42 15m 30s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 14:42 15m 30s
riscv: Expose privilege level as pseudo-register PRIV Build UC2 #7: Commit c861627 pushed by apparentlymart
August 27, 2024 01:50 15m 36s f-riscv-priv-reg
f-riscv-priv-reg
August 27, 2024 01:50 15m 36s
rust-tests: Don't use virtual TLB mode in the memory error tests Build UC2 #6: Commit 507494a pushed by apparentlymart
August 26, 2024 17:15 15m 28s b-riscv-exc-interrupt
b-riscv-exc-interrupt
August 26, 2024 17:15 15m 28s
rust-tests: handling of RISC-V memory access errors Build UC2 #5: Commit 761b0c9 pushed by apparentlymart
August 26, 2024 16:05 15m 40s b-riscv-exc-interrupt
b-riscv-exc-interrupt
August 26, 2024 16:05 15m 40s
rust-tests: handling of RISC-V memory access errors Build UC2 #4: Commit 62d7dc2 pushed by apparentlymart
August 26, 2024 02:22 15m 26s b-riscv-exc-interrupt
b-riscv-exc-interrupt
August 26, 2024 02:22 15m 26s
rust-tests: Some RISC-V emulation tests Build UC2 #3: Commit 5329930 pushed by apparentlymart
August 26, 2024 01:29 15m 54s b-riscv-exc-interrupt
b-riscv-exc-interrupt
August 26, 2024 01:29 15m 54s
rust-tests: Some RISC-V emulation tests Build UC2 #2: Commit e97dd68 pushed by apparentlymart
August 26, 2024 01:13 15m 19s b-riscv-exc-interrupt
b-riscv-exc-interrupt
August 26, 2024 01:13 15m 19s
rust-tests: Some RISC-V emulation tests Build UC2 #1: Commit 27eb923 pushed by apparentlymart
August 26, 2024 01:10 15m 8s b-riscv-exc-interrupt
b-riscv-exc-interrupt
August 26, 2024 01:10 15m 8s